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Abstract—A low-power receiver with a one-tap decision
feedback equalization (DFE) was fabricated in 90-nm CMOS
technology. The speculative equalization is performed using
switched-capacitor-based addition at the front-end sample–hold
circuit. In order to further reduce the power consumption, an
analog multiplexer is used in the speculation technique imple-
mentation. A quarter-rate-clocking scheme facilitates the use
of low-power front-end circuitry and CMOS clock buffers. The
receiver was tested over channels with different levels of ISI. The
signaling rate with BER 10 12 was significantly increased
with the use of DFE for short- to medium-distance PCB traces. At
10-Gb/s data rate, the receiver consumes less than 6.0 mW from a
1.0-V supply. This includes the power consumed in all quarter-rate
clock buffers, but not the power of a clock recovery loop. The
input clock phase and the DFE taps are adjusted externally.
Index Terms—Decision feedback equalization (DFE), intercon-
nects, loop-unrolling, receiver, summation, switched capacitors.
I. INTRODUCTION
MOST ADVANCED electronic systems today requirecomplex architectures that consist of many integrated
circuit (IC) chips or modules. The high-bandwidth communica-
tion between these ICs and modules is one of the most critical
design issues that engineers face. Examples of such systems are
computer servers and high-performance multiprocessor sys-
tems. Large numbers of high-speed inputs and outputs (IOs) are
used to create efficient interfaces between different processors,
memory units and other modules located at varying distances
from each other. With the continuous scaling of feature sizes in
chip manufacturing technology, the speed of on-chip data pro-
cessing as well as the level of integration will continue to scale.
In order to enhance the overall performance of the system, the
bandwidth of the interconnections among chips needs to follow
the same trend. To achieve this goal, scaling of data rate per IO
as well as the number of IOs per chip is necessary. Although
the increased switching speed of transistors allows faster
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transceiver electronics, the scaling of interconnect bandwidth
has proven to be very difficult. Limitations imposed by the
electrical channel (the signal path from the transmitter to the
receiver) are increasing in significance as per IO data rates grow
to 10 Gb/s and beyond. One contributor to this effect is that
the dielectric and resistive losses of the printed-circuit-board
(PCB) traces increase as the operation frequency increases.
Such frequency dependent attenuation causes pulse dispersion
and inter-symbol interference (ISI), ultimately degrading the
signal-to-noise-ratio (SNR). In addition, reflections from the
discontinuities in the signal path due to the connectors and via
stubs generate more ISI and further reduce the SNR; as data
rates increase, the effects of these discontinuities are magnified.
A common approach in the design of high-speed serial links
over long, bandwidth-limited channels is to use equalization
techniques [1]–[8], including decision feedback equalization
(DFE) at the receiver and feed-forward equalization (FFE)
at the transmitter. As data rates approach 10 Gb/s, similar
techniques can be used in parallel short-haul chip-to-chip
interconnects to significantly enhance their performance. For
parallel links with thousands of IOs per chip, however, the
area and power consumption of on-chip transceivers must be
very small. For this reason, only very compact and low-power
equalization techniques are applicable to this design space.
In this paper, we introduce a low-power DFE receiver which
is suitable for signaling over short to medium-length wire traces
for chip-to-chip interconnections. The techniques used to reduce
the power consumption are described in the course of the paper.
These techniques include use of a switched-capacitor summa-
tion DFE, analog multiplexing, and quarter-rate clocking. In
Section II, we discuss the basics of DFE design and its require-
ments. We show that the power consumption and performance
of summer circuit required by the DFE has a large effect on the
overall power and performance of the receiver. Also, we discuss
the speculation technique (also known as loop-unrolling) used in
many designs to meet the timing requirements of DFE receivers.
Following this introduction, we will propose a switched-capac-
itor approach to implement the summer for the DFE and will
discuss its design issues and performance. Next, we discuss the
design of the multiplexer required by the speculative DFE, in
this case implemented as an analog multiplexer to reduce overall
DFE receiver power consumption and area. Section III focuses
on the overall architecture of the receiver and the use of multi-
phase clocking. In Section IV, we present experimental results
from the evaluation of a 90-nm bulk CMOS implementation of
the low-power DFE receiver. The performance of the receiver in
a variety of channels is discussed in this section, and it is shown
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that the DFE significantly improves the performance of the re-
ceiver for signaling over short to medium distance PCB traces
while consuming a small amount of additional power.
II. DECISION FEEDBACK EQUALIZATION
In many electrical signaling channels, for data rates above
5.0 Gb/s, the losses in the wires and connectors, as well as reflec-
tions from via stubs and connectors, are significant. A common
approach to remove ISI and enhance SNR is to use FFE, DFE,
or both. These techniques help to compensate for post-cursor
and pre-cursor ISI arising from the spread of a single pulse over
time. The high level block diagram of a typical DFE is shown in
Fig. 1. The ISI from previous bits is compensated by adjusting
the DFE taps: . The delay elements taking on
values of unit bit-times can be implemented using latches and
flip-flops. In the DFE, weighted versions of previous samples
are added or subtracted to the main sample by a summer ampli-
fier at the front-end. Here we assume that the tap weights are ad-
justed using an open-loop or a closed-loop adaptive technique.
The dashed line in the figure indicates the critical path for the
DFE, the arrival of feedback from the decision made on the pre-
vious bit in time to properly influence the decision on the current
bit. The constraint imposed by this critical path is that the sum
of the slicer latch delay (Clock-to-Q delay), the settling time of
the summer, and the setup time of the latch needs to be less than
one unit interval (UI) or bit-time. Satisfying such a timing re-
quirement becomes a difficult problem at increasingly high data
rates. The problem can be mitigated by the application of spec-
ulative techniques, known also as loop-unrolling [9]. A block
diagram of speculative DFE and the new critical path associated
with this approach is shown in Fig. 2. The figure shows a half
rate architecture in which the data is received with both edges of
a clock at a frequency half that of the data rate. In this case, the
critical path is the arrival of feedback from the decision made
two bits earlier in time to properly influence the decision on the
current bit; the combination of speculation and half-rate archi-
tecture (parallelism) effectively allows the time available for the
closure of this critical path to increase to two unit intervals. Note
that while this approach relaxes timing constraints, the design of
the analog summer and the multiplexer (for the speculative first
tap) remains critical and challenging. In Sections II-A and B of
this paper, we discuss the design of these components, including
approaches taken to reduce the power consumption despite the
relatively high target data rates.
A. Summer Design
The first ISI post-cursor can be equalized by subtracting the
estimated error from the main sample. This operation is com-
monly done by using an analog summer or by introducing an
offset to the slicer [1]. As we discussed in the previous sec-
tion, the delay of the summer needs to be much smaller than
the overall timing budget of the feedback loop. At very high
data-rates, the design of a linear and precise summer that meets
this timing requirement is a very challenging task. Most summer
circuits shown to date are based on current mode schemes [2],
[3]. An example of this approach, a differential current mode
summer, is shown in Fig. 3, including the main amplifier stage
and the extra current branches for adding the DFE taps. Here
Fig. 1. Block diagram of a DFE receiver; critical path is shown with the dashed
line.
Fig. 2. Half-rate DFE receiver with speculation; new critical path is shown with
the dashed line.
these taps are represented by adjustable current sources that are
switched to the appropriate leg of the main differential ampli-
fier depending on the previous bit value. The summer is capaci-
tively loaded by the input capacitance of the next stage latches,
the parasitics of the summer devices themselves, and the wires
used for these connections. In order to achieve a high SNR, the
summer output needs to get close to its final value before it can
be safely used by the next stage. Since in many systems the first
ISI tap can be as high as half of the main tap, the summer output
needs to be close to its final value at the time of sampling. Also,
if the summer output is too far from its final value, the depen-
dency of ISI cancellation on the clock jitter will increase and
further degrades the SNR. Considering the trade off between
SNR and power consumption, here we assume that the summer
output needs to settle to more than 95% of its final value. The
settling requirement could be less stringent, however it will not
change the result of this analysis significantly. The settling re-
quirement implies that the RC time constant of the output node
should be much smaller than 2UI in a half-rate architecture. This
requirement often dictates high power consumption in the sum-
ming amplifier. As an example, let us assume that our target
data rate is 10 Gb/s and in order to relax timing requirements,
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Fig. 3. Current-based summer.
speculation and multiphase clocking (at least two phases) are
used. To allow ample timing budget for the digital circuits in the
feedback loop (without having to power up the digital circuits
excessively), three times the RC delay of the summer should
be less than 50 ps. If the total capacitance of the output node is
25 fF, the load resistor of the summer must therefore be less than
667 . For reliable operation when receiving signals with par-
tially closed eyes, the differential signal amplitude at the output
of the DFE summer needs to be on the order of 300 mV. To
handle a 300 mV differential signal with high linearity, the DC
voltage drops across the load resistors should be on the order of
0.5 V. Therefore, the bias current of the main differential am-
plifier needs to be about 1.5 mA. If a large DFE feedback term
(e.g., 200 mV) is needed, the tail current which sets the first tap
of the DFE can be as high as 0.3 mA. Therefore, the overall cur-
rent of a one-tap summer stage implemented using the typical
approach shown in Fig. 3 can be as high as 1.8 mA. Since a
half-rate DFE with speculation (Fig. 2) employs four summers,
the current draw of the summers alone may exceed 7 mA.
The alternative summer design approach described in this
paper is a charge/voltage-mode summer as shown in Fig. 4(a)
(for simplicity, only the half-circuit of the differential struc-
ture is shown.) In this design, we extend the standard “sample
and hold” front-end to a switched-capacitor summer. and
represent the DFE tap values for one and zero bits, re-
spectively. The clocking of the switches is also shown in this
figure. The input signal is sampled onto capacitor through
switch S1d. During the sampling period, switch S1 connects the
right terminal of capacitor to a fixed common-mode voltage
. Therefore, during the sampling phase the voltage across
is equal to and the output voltage is equal
to . The third switch S1B connects the input (left) terminal
of to an adjustable voltage source that represents the DFE
tap weight. The switches S1, S1d, and S1B
are turned ON with clock phases Ck1, Ck1d, and Ck1B, respec-
tively. During the hold/equalize phase, switch S1B is turned ON.
Fig. 4(c) shows the equivalent circuit during this phase, where
represents the sum of the input capacitance of the next stage
and the parasitic capacitances of switch S1 and all associated
wiring. Assuming that the initial voltages on and are
and , respectively, the new output voltage will
be equal to
(1)
Fig. 4. Switched-capacitor summation. (a) Front-end design. (b) Clocking
scheme. (c) Equivalent circuit in the equalization phase.
This equation shows that is directly subtracted from
and that the circuit operates as a summer. If we choose
and so that , then (1) can be simplified
to . However, due to the charge
sharing between and , the sampled voltage is slightly
attenuated with a factor of . is usually
dominated by the input capacitance of the next stage and is set
by the speed requirements of the receiver. We need to choose
to be large enough to avoid significant signal attenuation.
On the other hand, the bandwidth of the sample–hold circuit
is inversely proportional to , the time-constant of the
sampler, where is the ON resistance of switches S1 and S1d
(in series). In order to minimize the power consumption and
area of the receiver, capacitor should not be very large.
In the 90-nm bulk CMOS implementation presented in this
paper, is a 20-fF lateral capacitor built from four metal levels,
where a metal-to-metal capacitor was chosen to maximize lin-
earity. The area of the sampling capacitors was minimized by
using four layers of metal with interleaved fingers. Using the
provided models, the performance of this capacitor was veri-
fied across process and temperature corners. Capacitor is
dominated by the input capacitance of the next stage multi-
plexer (MUX) and the parasitic capacitance of switch S1. The
input transistors of the MUX are relatively small with
80 nm and 2 m. Switch S1 is also a small pMOS device
with 80 nm and 5 m. With these sizes the para-
sitic capacitor is estimated to be around 1.5 fF. For a power
supply voltage of 1.0 V, the common-mode voltage is set
to about 800–850 mV. All the switches were implemented as
pMOS pass-gates with minimum channel lengths. These tran-
sistors were sized to meet the speed requirements of the re-
ceiver and are switched with full swing clock signals driven by
CMOS inverters. As shown in the clock diagram in Fig. 4(b),
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Fig. 5. Adjustable DFE tap weight.
S1 is turned OFF slightly earlier than S1d. By disconnecting and
floating one of the plates of capacitor , the overall charge of
this capacitor stays almost constant. Therefore, the sampling du-
ration of the input signal ends when switch S1 is turned OFF, and
the switching time of S1d, which depends on the input signal, is
not critical. Moreover, by fixing the charge of , the signal-de-
pendent charge injection from switch S1d also does not disturb
the sampled value. This helps to make the charge injection and
sampling time signal-independent [10]. In this design, the delay
between CK1 and CK1d is approximately 10 ps and is set by ad-
justing the sizing of CMOS inverters in the clock buffer chains.
The minimum value of this delay is set by the speed of pMOS
switches. The maximum delay is limited by the data rate and
timing budget for equalization and regeneration. The function-
ality of this design was verified through simulations across a
wide range of temperatures and different process corners. This
delay can be designed to be adjustable to compensate for process
variation.
Note that can be adjusted for a specific channel, signal am-
plitude, and data rate. Fig. 5 shows how is set in this design.
The current source shown in this figure is externally adjusted,
and a 1-pF bypass capacitor filters out noise and the kickback
from the switches. In systems where the channel properties can
change over time, on-chip adaptive DFEs are designed to opti-
mize the tap values continuously [1], [2].
B. Analog Multiplexer
As described above, speculation technique is used in this de-
sign to enhance the timing margin of the front-end to enable
operation at higher data rates. A common approach for such de-
signs is to fully resolve the outcomes for both possible values
(one and zero) of the previous bit to digital levels and then use
a digital multiplexer to choose the correct value. In such an
approach, two clocked latches are required to store the digital
levels. By contrast, the design described in this paper uses an
analog multiplexer to select one of the two analog voltages di-
rectly at the output of the sampler/summer front-end. The power
consumption associated with latches is reduced since a single
latch is embedded into the multiplexer [11] as shown in Fig. 6.
At low input voltages, the analog MUX must have enough gain
and speed to switch the embedded latch within the timing budget
of the feedback loop. Thus, careful design of the MUX is crit-
ical. Since the MUX is clocked with full-swing clock signals,
the clock switch transistors are operating in the linear region,
and the stacking of the transistors is easier given the limited
Fig. 6. Analog MUX and embedded latch. Widths of transistors are shown. The
channel length of all transistors except the bias is 80 nm.
voltage supply. In order to cancel the kick-back from the latch
onto the sampling nodes, small metal capacitors are used to
cross-couple the output nodes to the input nodes of the MUX.
The tail transistor sets the bias current of the MUX in a cur-
rent-mirror configuration simplified as Bias in the figure. This
transistor as well as the Sel transistors are not in the delay crit-
ical path and are chosen to be relatively large to further relax the
voltage headroom constraint of this stage.
III. RECEIVER ARCHITECTURE
In many systems, clock generation and distribution at a
frequency equal to the data-rate are costly in terms of power
consumption and design effort. In such full rate designs, the
front-end circuitry needs to run at the data rate, and the de-
sign of the equalization feedback loop is very challenging.
Direct de-multiplexing at the front-end has been used to relax
the design requirements of the clocking and the slicers. This
approach also helps to save power in the following digital
de-multiplexing stages; in most systems, the data stream needs
to be de-multiplexed to lower rates for the next stage data
processing and digital blocks regardless of whether initial
data recovery is done at full rate or not. In a de-multiplexing
front-end, multiple clock phases that run at a fraction of the
data rate with phase spacings equal to the bit-time are used to
sample the data. Each clock phase drives one of the parallel
branches, each of which consists of the slicer and following
latches. In this design, we use a 1:4 de-multiplexing scheme,
where four equally-spaced phases of quarter-rate clock are
used to sample the data, allowing the clock buffers and the
four parallel front-end slicers to operate at a frequency of only
one quarter that of the data rate. The block diagram of this
quarter-rate architecture is shown in Fig. 7. The sampling clock
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Fig. 7. Quarter-rate receiver architecture.
Fig. 8. Timing of the front-end receiver.
phases are Ck1 to Ck4. Note that the input and output signals
are all differential in the actual implementation.
Fig. 8 illustrates the timing associated with one of the
front-end branches that is triggered by Ck2. The input signal
sampling is done with the falling edge of Ck2, when the spec-
ulative equalization starts. The next stage MUX is activated
when Ck2 is low, and the final latch is triggered with the next
rising edge of Ck2. The Sel signal for the MUX is the resolved
previous bit, which is the output of the adjacent branch, trig-
gered by Ck1. The delay from the rising edge of Ck1 to the
arrival of the Sel signal is shown as “Regeneration” time. The
sum of regeneration delay and MUX delay must be less than
a bit-time. The equalization also must be completed in one
bit-time plus “Regeneration” time. These timing requirements
as well as the sampler bandwidth set the maximum receiver
data rate.
The technique used for the generation of quarter-rate clock
phases is shown in Fig. 9. An external differential full-rate
clock signal is buffered by on-chip current-mode logic (CML)
clock receivers and buffers. This clock is then sent to a CML
differential clock divider, which consists of two divide-by-two
stages. The quarter-rate CML clocks are then converted to
full-swing CMOS levels using CML-to-CMOS converters
shown in Fig. 10(a). The duty cycle and noise performance
of these CML-to-CMOS converters is of critical concern in
the design of this block. The duty cycles of the CMOS clocks
are corrected by using cross-coupled inverters, as shown in
Fig. 10(b).
The correction of the clock duty cycle is illustrated in
Fig. 11. The names of the signals correspond to the labels in
Fig. 10(b). To make the duty cycle errors more visible in the
plots, the pMOS transistors of the CML-to-CMOS converter
have been deliberately undersized, and the circuit has been
simulated under difficult operating conditions: low voltage
(VDD 0.8 V), high temperature ( 125 C), and slow
process corner with PMOS/NMOS skew. After two stages of
cross-coupled inverters, the duty cycle is improved from 40.7%
to 49.5%.
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Fig. 9. Quarter-rate clock generation from the input full-rate clock.
Fig. 10. CMOS clock generation. (a) CML to CMOS conversion. (b) Duty-
cycle correction.
IV. MEASUREMENT RESULTS
The receiver was fabricated in IBM 90-nm bulk CMOS tech-
nology (Fig. 12) and was tested using high-frequency probe
cards with a 1.0-V supply used to power the circuit. The test
set-up is shown in Fig. 13.
The DFE receiver’s performance was examined over chan-
nels with different amounts of ISI. For the initial characteriza-
tion of the design, we used short, high-quality coaxial cables,
thus implementing a low-ISI test channel. In this case, the re-
ceiver operates error-free at more than 10 Gb/s using PRBS31
patterns, with a minimum input amplitude of 40 mV. Note that
offset compensation techniques to cancel the summer and slicer
offsets are not incorporated into this design. In the second test, a
moderate ISI test channel was realized using 5-inch, 4-mil trans-
mission lines on PCB with two 2-mm through vias (no stub) at
each ends of lines. The PCB used for this test has a total of 26
metal layers with relatively low-loss APPE dielectric, and the
vias are 250 m in diameter. The measured frequency response
Fig. 11. Duty-cycle correction simulation results.
Fig. 12. Die microphotograph with layouts of major blocks superimposed.
of this channel is shown in Fig. 14. The overall channel in this
test has more than 6 dB loss at 5.0 GHz. With the DFE off and
using a PRBS7 data pattern, the bit-error-rate (BER) was more
than 10 across the eye at 10 Gb/s. Turning on the DFE and op-
timizing its coefficient enabled the BER to improve to less than
10 for data rates up to 11 Gb/s, with an eye-opening of more
than 11 ps for BER 10 . With the DFE on and a PRBS31
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Fig. 13. Receiver test set-up.
Fig. 14. Frequency response of a 5 PCB net with vias.
data pattern, the receiver achieved a BER 10 at 9.0 Gb/s,
again with the DFE coefficient set to its optimum value. The
performance difference for the two data patterns does not nec-
essarily indicate a circuit problem. Our system-level link simu-
lation proves that even with ideal circuits, recovering PRBS31
data is more difficult. In the simulations, a reduction of more
than 10% in the data rate was necessary to achieve the same
BER as PRBS7 for PRBS31 pattern. At higher data rates the
single DFE tap is not adequate, and the BER increases due to
the residual ISI. In the third test, a high ISI test channel was real-
ized using a 16 Tyco channel with high levels of reflections and
attenuation. The eye diagram of the received data after passing
through this channel at 6.0 Gb/s is shown in Fig. 15(a). This
channel has more than 11 dB loss at 3 GHz. Again by properly
calibrating the DFE coefficient, a BER 10 was obtained at
5.0 Gb/s and 6.0 Gb/s with PRBS31 and PRBS7 data patterns,
respectively. The output signal after the first stage latch is shown
in Fig. 15(b).
Table I summarizes the performance of the low-power DFE
receiver described in this paper. At a 1.0-V supply voltage and
a data rate of 10 Gb/s, the receiver and clock buffers consume
Fig. 15. 6.0-Gb/s data over 16 Tyco. (a) Input signal. (b) Output of first-stage
latch and quarter rate clock (44 mV per division).
TABLE I
RECEIVER PERFORMANCE SUMMARY
6.0 mW; at a data rate of 6.0 Gb/s they consume 5.0 mW. At 10
Gb/s, our simulation shows that about 4 mW of power is con-
sumed in the MUX and Latches and about 2 mW in the clocking
circuitry and switches. Note that the MUX/Latch stage is effec-
tively a CML-type circuit and thus its power does not scale with
frequency in this design, while the power in the CMOS clock
buffers for switching the summer and the MUX/latch scales with
frequency; this explains the observed partial scaling of power
consumption with data rate. The overall area of the receiver and
clock buffers is less than 70 m 150 m.
V. CONCLUSION
A one-tap DFE receiver with speculation is designed and fab-
ricated in 90-nm bulk CMOS technology. This receiver is suit-
able for channels with moderate levels of ISI, mostly due to at-
tenuation not reflections. The simple, low-power DFE can sig-
nificantly enhance the data rate over short/medium-length chan-
nels. In this design, high power efficiency (0.6 mW/Gb/s) is
achieved by using switched-capacitor summers, analog multi-
plexers, and quarter-rate clocking. Unlike current-based sum-
mers, the switched capacitor summer does not require a high
bias current. Power is consumed in clocking of the switches,
which are implemented using small transistors. By multiplexing
analog instead of digital signals, the number of digital latches
is minimized. In most systems, the buffering of high frequency
clocks requires high-power CML drivers. In this design, quarter-
rate clocking allows the use of CMOS clock buffers and re-
lieves the speed requirements of the front-end circuits. Addi-
tional power is saved in the ensuing digital blocks since the
resolved data is already at quarter-rate. The DFE control in
this design is implemented by using adjustable external current
sources.
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